联系我们
Isaac Scientific Publishing
Frontiers in Signal Processing
FSP > Volume 5, Number 2, April 2021

Punctuality Algorithm Based on BP Neural Network PID Control

Download PDF  (325.3 KB)PP. 36-43,  Pub. Date:May 19, 2021
DOI: 10.22606/fsp.2021.52002

Author(s)
Yingying Yang, Liangfu Peng, Demei Peng
Affiliation(s)
College of Electrical & Information Engineering, Southwest Minzu University, Chengdu 610041, China
College of Electrical & Information Engineering, Southwest Minzu University, Chengdu 610041, China
College of Electrical & Information Engineering, Southwest Minzu University, Chengdu 610041, China
Abstract
In the modern information society, high-precision clocks are particularly important in the fields of electric power, communications, aviation, and finance, and have very strict objective requirements in terms of frequency accuracy. Currently, the technology of using GPS satellite clock sources to synchronize local clocks has become one of the mainstream methods for generating high-precision clocks at home and abroad. The core idea of this technology is to use the satellite clock to tame the local clock. Due to the development and application of 5G, the accuracy of the system's punctuality have higher requirements, Through analysis, it is found that the combination of BP neural network and PID control can be used to optimize the control of the constant temperature crystal oscillator and improve the precision of punctuality. Finally, the simulation results show that the method has a significant effect in improving the accuracy of punctuality.
Keywords
time keeping system; PID control; back propagation (BP) neural network; crystal oscillator taming.
References
  • [1]  Zhang Yongzhen, Su Hansong, Liu Gaohua. PID controller parameter adjustment based on BP neural network [J]. Journal of Nankai University (Natural Science Edition), 2018, 51 (3): 28-32.
  • [2]  Xu Yuchao. Research on Heating Control System of Diamond Press Based on BP Neural Network PID[D]. Guilin University of Electronic Technology, 2017.
  • [3]  Sheng Zhongbiao. BP Neural Network Principles and Matlab Simulation[J]. Journal of Wei-nan Teachers University, 2008, 23(5): 65-67.
  • [4]  Huang Xiang, Jiang Daozhuo. A High Accuracy Time Keeping Scheme Based oil GPS[J]. Automation of Electric Power Systems, 2010, 34(18): 74-77.
  • [5]  Feng Xueyang. Research and Implementation of the Taming and Adaptive Holding Technology of Constant Temperature Crystal Oscillator Based on GPS Second Pulse[D]. School of Communication & Information Engineering, 2014.
  • [6]  Wang Hongjian, Wang Ling, Huang Wende, Liu Zhijian. Adaptive correction algorithm for high precision time maintenance of OCXO[J]. Transducer and Microsystem Technologies, 2018, 37(4): 132-135.
  • [7]  Wang Yan hui. The method and realization of BDS/GPS pseudorange timing and satellite monitoring[D]. Liaoning University of Engineering and Technology, 2017.
  • [8]  Zhang Haibin. Beidou punctual and timing system design[D]. San Xia University, 2015.
  • [9]  Wang Hongjian. Adaptive correction algorithm for high precision time maintenance of oven controlled crystal oscillator[D]. Hu Nan University, 2017.
  • [10]  Zhu Shaohua, Lu Lin, Zhang Bao-fu, Zhu Yong, Wu Chuanxin. Design and realization of a disciplined clock module used in time transfer system with optical fiber[J]. Journal of Time and Frequency, 2011, 34(2): 106-111.
  • [11]  Yuan Jianping, Shi Yiping, Jiang Peng, Jiang Yu, Jia Rijing, Yao Deliang. Design of Wind Pendulum Control System Based on BP Neural Network PID Algorithm[J]. Measurement and Control Technology, 2018, 37(11): 144-147.
  • [12]  Zhang Yongzhen, Su Hansong, Liu Gaohua, Liao zelong. Parameter Adjustment of PID Controller Based on BP Neural Network[J]. Acta Scientiarum Naturalium Universitatis Nankaiensis, 2018, 51(3): 26-30.
  • [13]  Wang Jun, Wang Lei, He Xin. The Study of High Accuracy Time Keeping Based on FPGA When Navigation Satellite Losing Connection[J]. Chinese Journal of Electron Devices, 2016, 39(1): 140-143.
  • [14]  Zhao Zhongkun, Song Zhi, Xue Yanbing. Design of a 915MHz Signal Generator Based on PLL Principle[J]. Journal of Telemetry, Tracking and Command, 2017, 38(1): 68-74.
  • [15]  Mao Zhendong. Study on Principle and Structure of a Digital-Analog Hybrid Phase Locked Loop[J]. MICROPROCESSORS, 2019, 17(5): 17-20.
  • [16]  Hou Yanhong. Network synchronous clock module design and implementation based on STM32F107[D]. Xi’an University of Technology, 2017.
  • [17]  Zhou Zheng, Chu Ying-jun. Time Synchronization Network for Power Grid[J]. Frequency and Time Synchronization, 2014, 6(9): 76-79.
Copyright © 2020 Isaac Scientific Publishing Co. All rights reserved.